

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Claim 1 (currently amended): A method for converting a digital input value (S_{q1}) quantized according to a first quantization coefficient ($Eq1$) and encoded over and most $n1$ bits, into a digital output value (S_{q2}) quantized according to a second quantization coefficient ($Eq2$) and encoded over and most $n2$ bits, where $n1$ and $n2$ are nonzero integers, comprising the steps consisting in of:

a)- multiplying the digital input value (S_{q1}) by an integer B encoded over at most β bits, where β is a nonzero integer, in order so as to generate a first intermediate digital value (C) encoded over at most $n1+\beta$ bits; and

b)- fixed-point dividing said first intermediate digital value (C) by the number 2^α , where α is an integer less than or equal to $n1+\beta$, in order so as to generate said digital output value (S_{q2}),

wherein the number $\frac{B}{2^\alpha}$ is substantially equal to the ratio of said second quantization coefficient ($Eq2$) to said first quantization coefficient ($Eq1$);

and wherein step b) the step of fixed point dividing is carried out by means of a sigma-delta modulator.

Claim 2 (currently amended): The method as claimed in claim 1, wherein step b) the step of fixed-point dividing comprises the steps consisting in of:

b1)- adding said first intermediate digital value (C), on the one hand, and a digital error value (E) encoded over at most α bits, on the other hand, in order so as to generate a second intermediate digital value (D) encoded over at most $n1+\beta+1$ bits;

~~b2)~~ selecting ~~the n2~~ a given number n2 of the most significant bits of said second intermediate digital value (D) as the digital output value ($Seq2$), where $n2$ is equal to $n1+\beta+1-\alpha$; and

~~b3)~~ selecting ~~the α~~ a given number α of the least significant bits of said second intermediate digital value (D) as the digital error value (E).

Claim 3 (currently amended): The method as claimed in claim 2, wherein ~~step b2) and step b3) the steps of selecting~~ are carried out together with the aid of a discriminator for separating ~~said the~~ $n1+\beta+1-\alpha$ most significant bits of ~~said the~~ second intermediate digital value (D), on the one hand, and ~~said the~~ α least significant bits of said second intermediate digital value (D), on the other hand.

Claim 4 (currently amended): The method as claimed in claim 2, wherein ~~step b2) the step of selecting the n2 most significant bits~~ is carried out via an operation of shifting to the right by α bits, which is applied to the $n1+\beta+1$ bits of the second intermediate digital value (D).

Claim 5 (currently amended): The method as claimed in claim 4, wherein ~~step b3) the step of selecting the α least significant bits~~ is carried out by applying to the second intermediate digital value (D) a mask having at most $n1+\beta+1$ bits, the $n1+\beta+1-\alpha$ most significant bits of which are equal to the logical value 0 and the α least significant bits of which are equal to the logical value 1.

Claim 6 (currently amended): The method as claimed in claim 4, wherein ~~step b3) the step of selecting the α least significant bits~~ is carried out, on the one hand, by an operation of shifting to the left by α , which is applied to the $n1+\beta+1-\alpha$ bits of the digital output value ($Seq2$) for

generating a third intermediate digital value (E) encoded over at most $n_1 + \beta + 1$ bits and, on the other hand, by a difference operation between said third intermediate digital value (E) and said first intermediate digital value (G).

Claim 7 (currently amended): The method as claimed in ~~any one of the preceding claims~~ claim 1, wherein neither the first quantization coefficient nor the second quantization coefficient is an integer multiple of the other.

Claim 8 (currently amended): A device for converting a digital input value ($Sq1$) quantized according to a first quantization coefficient ($Eq1$) and encoded over at most n_1 bits, into a digital output value ($Sq2$) quantized according to a second quantization coefficient ($Eq2$) and encoded over at most n_2 bits, where n_1 and n_2 are nonzero integers, comprising:

- multiplier means (10) for multiplying the digital input value ($Sq1$) by an integer B encoded over at most β bits, where β is a nonzero integer, generating so as to generate a first intermediate digital value (G) encoded over at most $n_1 + \beta$ bits; and
- divider means for fixed-point dividing said first intermediate digital value (G) by the number 2^α , where α is an integer less than or equal to $n_1 + \beta$, generating so as to generate said digital output value ($Sq2$),

wherein the number $\frac{B}{2^\alpha}$ is substantially equal to the ratio of said second quantization coefficient ($Eq2$) to said first quantization coefficient ($Eq1$);

and wherein said divider means comprise a sigma-delta modulator (20).

Claim 9 (currently amended): The device as claimed in claim 8, wherein the sigma-delta modulator (20) is a 1st order to sigma-delta modulator.

Claim 10 (currently amended): The device as claimed in claim 9, wherein the sigma-delta modulator (20) comprises:

- adder means (21) which receive as input said first intermediate digital value (C) as a first operand, on the one hand, and a digital error value (E) encoded over at most α bits as a second operand, on the other hand, and which deliver as output a second intermediate digital value (D) encoded over at most $n_1+\beta+1$ bits;
- selection means (23) for selecting ~~the n2 a given number n2 of the~~ the most significant bits of said second intermediate digital value (D) as the digital output value (Sq2), where n_2 is equal to $n_1+\beta+1-\alpha$ and for selecting the ~~[[\alpha]] a given number \alpha of the~~ least significant bits of said second intermediate digital value (D) as the digital error value (E).

Claim 11 (currently amended): The device as claimed in claim 10, wherein said selection means (23) ~~consist of comprise~~ a discriminator for separating ~~said the~~ $n_1+\beta+1-\alpha$ most significant bits of ~~said the~~ second intermediate digital value (D), on the one hand, and ~~said the~~ α least significant bits of said second intermediate digital value (D), on the other hand.

Claim 12 (currently amended): The device as claimed in claim 10, wherein said selection means (23) comprise an operator (24) for shifting to the right by α bits, which receives as input the $n_1+\beta+1$ bits of the second intermediate digital value (D), and which delivers as output the $n_1+\beta+1-\alpha$ most significant bits of the second intermediate digital value (D) as a digital output value (Sq2).

Claim 13 (currently amended): The device as claimed in claim 12, wherein said selection means (23) further comprise means (25) for applying to the second intermediate digital value

(D) a mask (M) having at most $n_1 + \beta + 1$ bits, the $n_1 + \beta + 1 - \alpha$ most significant bits of which are equal to the logical value 0 and the α least significant bits of which are equal to the logical value 1, so as to select the α least significant bits of said second intermediate digital value (D) as the digital error value (E).

Claim 14 (currently amended): The device as claimed in claim 12, wherein said selection means (23) further comprise, on the one hand, an operator for shifting to the left by α bits, which receives as input the $n_1 + \beta + 1 - \alpha$ bits of the digital output value (Seq2) and delivers as output a third intermediate digital value (F) encoded over at most $n_1 + \beta + 1$ bits and, on the other hand, a difference operator which receives said third intermediate digital value (F) as a first operand and said first intermediate digital value (C) as a second operand, and which delivers as output said the digital error value (E).

Claim 15 (currently amended): The device as claimed in ~~any one of claims 10 to 14~~ claim 1, wherein the error signal (E) is delivered to the input of the adder means (21) through a unitary delay operator (22).

Claim 16 (currently amended): A digitally modulated frequency synthesizer, comprising a phase-locked loop (PLL) comprising a variable-ratio frequency divider (14) in the return path, wherein the division ratio is controlled by a digital value (Se) obtained in particular from a real value $[(F_{ch})]$ corresponding to the central frequency of a radio channel, the synthesizer further comprising a conversion device (18) as claimed in ~~any one of claims 8 to 15~~ claim 8 for reducing the quantization error affecting said real value.